U.S. Ser. No. 09/905,786 Our File: APD1529CON

**REMARKS** 

Claims 17-20, 22-25, and 27-28 are rejected under 35 USC §102(e) as being anticipated

by Hebbalalu et al., U.S. 6,130,719.

Hebbalalu et al. '719 describes a method of recovering synchronization signals contained

in a composite video signal. The synchronization signals are generally represented by voltage

levels less than the blanking level of the video signal, and display data is represented by blanking

level. A digital circuit controls a biasing circuit to generate a biasing voltage. A video signal is

biased using the biasing voltage and the resulting biased video signal is provided as an input to

an operational amplifier. A second input of the operational amplifier is driven by a reference

voltage. The digital circuit monitors the output of the operational amplifier and controls the

biasing voltage to cause the operational amplifier to clip the display data from the biased video

signal and generate a signal representing synchronization signals.

In contrast, independent claims 17, 19, 20, 22-25 and 27-28 recite determining a

substantially time varying signal and comparing that signal to a specified criterion based in part

of the various slope requirements for the substantially time varying signal. Hebbalalu et al.

'719 does not teach or suggest these essential features of the above mentioned claims.

The Examiner states that the clamping circuit 120 of the '719 patent determines a

substantially time varying signal. However, the clamping circuit 120 recovers the

synchronization signals and may include a biasing circuit 220, digital circuit 230, and

operational amplifier 250. The digital circuit 230 can be used to examine the output and

determine the necessary biasing voltage to clamp the input video signal to cause operational

- 8 -

U.S. Ser. No. 09/905,786

Our File: APD1529CON

amplifier to generate the synchronization signals. The digital circuit 230 includes boundary

registers 610, pulse-type detection circuit 620, clamp state machine 650, and control circuit

630.

The pulse-type detection circuit 620 receives the output of operational amplifier 250

and determines whether a valid pulse is present. The pulse can be either HSYNC or VSYNC.

The parameters in boundary registers 610 may be used to determine whether a received signal

represents a HSYNC or VSYNC signal. The number of clocks between 2 falling edges of the

composite signal may be counted and compared to upper and lower bounds. If the number of

clocks falls within the bounds, a valid HSYNC pulse may be determined to exist. The duration

of the HSYNC width may also be specified in the registers.

Similarly, a valid VSYNC may also be detected. VSYNC start is detected by counting

the number of clocks the composite sync signal is determined to be at a low logic level. This

is compared to a programmable minimum bound, and if the count exceeds this bound, VSYNC

is determined to be present. The reception of VSYNC and HSYNC pulses may be

communicated to clamp state machine 650. The presence of valid or invalid pulses may also

be indicated to clamp state machine 650. A pulse may be invalid if the pulse duration

represents neither a HSYNC pulse nor a VSYNC pulse.

There is also no discussion that the clamping circuit 120, and in particular the digital

circuit 230 of the '719 patent, determines and compares the slope of any regions of its time

varying portion of its input to a specified criterion. As described, digital circuit 230 utilizes

various clock edge analysis to make its determination. This is quite different from the

- 9 -

U.S. Ser. No. 09/905,786 Our File: APD1529CON

invention, where slope analysis (differentiating the signal) is used to determine synchronization signals. Determining a pulse is valid by using clock edges and using slope analysis to accomplish that task is quite different. Thus, Hebbalalu et al. '719 does not anticipate claims 17, 19-20, 22-25, and 27-28.

Applicants request that the Examiner provide clearly established principals for one of ordinary skill in the art to assert that clock edges and slope determination are the same if the Examiner intends to maintain the rejection.

Claims 21 and 26 are rejected under 35 USC §103(a) as being unpatentable over Hebbalalu et al. '719 in view of Narusawa, U.S. 4,792,852.

Narusawa '852 describes a vertical synchronizing signal detection circuit that detects a vertical synchronizing signal from a television signal by detecting the level of the television signal by sampling the television signal at a plurality of sample points established in a plurality of successive horizontal scanning periods. A pattern of level of the television signal during the successive horizontal scanning periods is compared with a reference pattern on the condition that synchronizing signals each discriminating a horizontal scanning period are accurately detected during these horizontal scanning periods. An erroneous detection of a false vertical synchronizing signal caused by noise or dropout can be prevented.

Claim 26 also recites determining and comparing a time varying signal. The Examiner uses the same recited sections in Hebbalalu et al. '719 that were used to teach the "time varying signal" of claims 17, 19-20, 22-25, and 27. Therefore, Applicants assert the same arguments regarding the time varying signals as presented for claims 17, 19-20, 22-25, and 27-

U.S. Ser. No. 09/905,786

Our File: APD1529CON

28. Narusawa '852 does not address these deficiencies of Hebbalalu et al '719. Therefore, the

proposed combination of Hebbalalu et al. '710 and Narusawa '852 does not render obvious

claim 26.

Since claim 21 is dependent on claim 20, the reasons argued with respect to claim 20

are also applicable here. Narusawa '852 simply does not address the deficiencies of Hebbalalu

et al. '719. Therefore, the proposed combination of Hebbalalu et al. '719 and Narusawa '852

does not render obvious claims 21.

In view of the above amendments and for all the reasons set forth above, the Examiner

is respectfully requested to reconsider and withdraw the rejections made under 35 U.S.C. §102

and 103. Accordingly, an early indication of allowability is earnestly solicited.

If the Examiner has any questions regarding matters pending in this application, please

feel free to contact the undersigned below.

Respectfully submitted,

Matthew E. Connors

Registration No. 33,298

Gauthier & Connors

225 Franklin Street, Suite 3300

Boston, Massachusetts 02110

Telephone: (617) 426-9180

Extension: 112